From patchwork Thu Dec 15 17:22:17 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Stanimir Varbanov X-Patchwork-Id: 706192 Return-Path: X-Original-To: incoming-dt@patchwork.ozlabs.org Delivered-To: patchwork-incoming-dt@bilbo.ozlabs.org Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 3tfgSJ0XbLz9t0G for ; Fri, 16 Dec 2016 04:30:07 +1100 (AEDT) Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (1024-bit key; unprotected) header.d=linaro.org header.i=@linaro.org header.b="Ab7zac0x"; dkim-atps=neutral Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1755103AbcLORaG (ORCPT ); Thu, 15 Dec 2016 12:30:06 -0500 Received: from mail-wj0-f170.google.com ([209.85.210.170]:34182 "EHLO mail-wj0-f170.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754623AbcLORaE (ORCPT ); Thu, 15 Dec 2016 12:30:04 -0500 Received: by mail-wj0-f170.google.com with SMTP id tg4so73013612wjb.1 for ; Thu, 15 Dec 2016 09:30:04 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=OMEEn8QeK8UJi0p2F8b3kSClmUJFsz1teA+XzfuMPyg=; b=Ab7zac0xIBx6ITwpCcdfo6se7lu4gtvbT0dQ3b/EvksHiv5VHnd4mrS4VumTcAOeGO 0YiJy8r3/auOqhqeQtSzxT/Fj2BJxOe1SXNlb97EeOKOV5i+O/Rc7WA94xqe4B+miLIc P2TNYQ/aD2ZkC6EEIAUI6fkhsvMsOYlK4q7jw= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=OMEEn8QeK8UJi0p2F8b3kSClmUJFsz1teA+XzfuMPyg=; b=pNZNmDIYaQz8PF0bAgJ9B2XDyir/psySZPdAvELlVMwL/S5QfCJ1BCxpLCp0Dyva60 16G3H8IYdb+DOeQvcHf7TrKN5Wu79i2ukmq13xPq2G9Xf79xlvAGMft7DBusoC67K9XO B+kgCa3YOUzcRGyAcHwsFXfuoDNOvXeN967WpfvXVz5Pbh7w2yORvGHaRQHyHnjFRfwG W7GffgrNfMmaOquftsvH8aR2ehbzvqPbcmMWVNZKRW9X+zWmekJd5V7tBnzrIZUswxPL cK1/zO7lP2UvrxxzYHSD099U1Gu+SnT0LPQRKLt5XZ6/9p0uE+166ug6NYAEsOV+ANbk EQAw== X-Gm-Message-State: AKaTC030bgikiTRXR3pZoCfoSBAB5KRTLKHhk2KjW57MrrWBz1TKwgzInJ34aZbbWj6XodJV X-Received: by 10.194.122.65 with SMTP id lq1mr2608016wjb.12.1481822576888; Thu, 15 Dec 2016 09:22:56 -0800 (PST) Received: from mms-0440.qualcomm.mm-sol.com ([37.157.136.206]) by smtp.gmail.com with ESMTPSA id 63sm13412920wmg.2.2016.12.15.09.22.55 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Thu, 15 Dec 2016 09:22:56 -0800 (PST) From: Stanimir Varbanov To: Mauro Carvalho Chehab , Hans Verkuil Cc: Andy Gross , Bjorn Andersson , Stephen Boyd , Srinivas Kandagatla , linux-media@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, Stanimir Varbanov , Rob Herring , Mark Rutland , devicetree@vger.kernel.org Subject: [PATCH v5 2/9] doc: DT: venus: binding document for Qualcomm video driver Date: Thu, 15 Dec 2016 19:22:17 +0200 Message-Id: <1481822544-29900-3-git-send-email-stanimir.varbanov@linaro.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1481822544-29900-1-git-send-email-stanimir.varbanov@linaro.org> References: <1481822544-29900-1-git-send-email-stanimir.varbanov@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add binding document for Venus video encoder/decoder driver Cc: Rob Herring Cc: Mark Rutland Cc: devicetree@vger.kernel.org Signed-off-by: Stanimir Varbanov Acked-by: Rob Herring --- .../devicetree/bindings/media/qcom,venus.txt | 68 ++++++++++++++++++++++ 1 file changed, 68 insertions(+) create mode 100644 Documentation/devicetree/bindings/media/qcom,venus.txt diff --git a/Documentation/devicetree/bindings/media/qcom,venus.txt b/Documentation/devicetree/bindings/media/qcom,venus.txt new file mode 100644 index 000000000000..7b77dff52b0f --- /dev/null +++ b/Documentation/devicetree/bindings/media/qcom,venus.txt @@ -0,0 +1,68 @@ +* Qualcomm Venus video encode/decode accelerator + +- compatible: + Usage: required + Value type: + Definition: Value should contain one of: + - "qcom,msm8916-venus" + - "qcom,msm8996-venus" +- reg: + Usage: required + Value type: + Definition: Register base address and length of the register map. +- interrupts: + Usage: required + Value type: + Definition: Should contain interrupt line number. +- clocks: + Usage: required + Value type: + Definition: A List of phandle and clock specifier pairs as listed + in clock-names property. +- clock-names: + Usage: required for msm8916 + Value type: + Definition: Should contain the following entries: + - "core" Core video accelerator clock + - "iface" Video accelerator AHB clock + - "bus" Video accelerator AXI clock +- clock-names: + Usage: required for msm8996 + Value type: + Definition: Should contain the following entries: + - "core" Core video accelerator clock + - "iface" Video accelerator AHB clock + - "bus" Video accelerator AXI clock + - "subcore0" Subcore0 (decoder) video accelerator clock + - "subcore1" Subcore1 (encoder) video accelerator clock + - "mbus" Video MAXI clock +- power-domains: + Usage: required + Value type: + Definition: A phandle and power domain specifier pairs to the + power domain which is responsible for collapsing + and restoring power to the peripheral. +- rproc: + Usage: required + Value type: + Definition: A phandle to remote processor responsible for + firmware loading and processor booting. + +- iommus: + Usage: required + Value type: + Definition: A list of phandle and IOMMU specifier pairs. + +* An Example + video-codec@1d00000 { + compatible = "qcom,msm8916-venus"; + reg = <0x01d00000 0xff000>; + interrupts = ; + clocks = <&gcc GCC_VENUS0_VCODEC0_CLK>, + <&gcc GCC_VENUS0_AHB_CLK>, + <&gcc GCC_VENUS0_AXI_CLK>; + clock-names = "core", "iface", "bus"; + power-domains = <&gcc VENUS_GDSC>; + rproc = <&venus_rproc>; + iommus = <&apps_iommu 5>; + };