From patchwork Mon Nov 7 17:33:55 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Stanimir Varbanov X-Patchwork-Id: 692012 Return-Path: X-Original-To: incoming-dt@patchwork.ozlabs.org Delivered-To: patchwork-incoming-dt@bilbo.ozlabs.org Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 3tCKTt0ZzQz9t2b for ; Tue, 8 Nov 2016 04:40:34 +1100 (AEDT) Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (1024-bit key; unprotected) header.d=linaro.org header.i=@linaro.org header.b="Qq4yUyL2"; dkim-atps=neutral Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932881AbcKGRkc (ORCPT ); Mon, 7 Nov 2016 12:40:32 -0500 Received: from mail-wm0-f47.google.com ([74.125.82.47]:38262 "EHLO mail-wm0-f47.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S932870AbcKGRkc (ORCPT ); Mon, 7 Nov 2016 12:40:32 -0500 Received: by mail-wm0-f47.google.com with SMTP id f82so133330254wmf.1 for ; Mon, 07 Nov 2016 09:40:31 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=MRaMM7cjEWU+Pn8u0f5LlWamXgTjmGFhMS/juWGdVwU=; b=Qq4yUyL2RqWTOKgpZ/DzfLN8BqGcm6cCO/X+mZLJAdQQ6RWPNPjxGTZ4LcqACFyIGM mqJVWzwtzhUkAwvsEjP7yKXsCIh8TjkFIEfY39idRPz4JSSycegMtbMj2R27DhuQcbCv JjEnYk6ur50sLSwNRmJ1OyeVPwjzgMgqruI0Y= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=MRaMM7cjEWU+Pn8u0f5LlWamXgTjmGFhMS/juWGdVwU=; b=efIT+BH7eB60Ecs0Pg/ank9OpXLu1udTAx6VDDH1tvOA95QFisNIhFogA/54KF1kfQ hrBHse9+pf5rYCOMUxFLP/a6EOoIQ+44alJVc+4Uo85fuFOLfAakzAiZvI7yIp1vwtSs RReynEmHdenO5opHJVHjRaJNuyVUTx7XA6swMjg5IuIzAYBiTb28CCHAjidu7IIzsJbD XqRltV9oN+EGhrm+RMkYwOLVi2jxo+8nBHrU6MKQriQlD1umNZZK85ONx2HlvhQJWK0d oB1EtAP4zoGGso9MWERGasXR3fCZzPmFfyKQLVrm6J7NOjWEt4DORZ3jH7lJdgu4RRxZ cAQw== X-Gm-Message-State: ABUngvfCK9b3hbN0W6neglnPCpcS+T2EnsEij5EAZ6mrk5lgH0RNO0PDI7JBdIuhbOtm8ZsE X-Received: by 10.194.116.225 with SMTP id jz1mr6574789wjb.224.1478540070568; Mon, 07 Nov 2016 09:34:30 -0800 (PST) Received: from mms-0440.wifi.mm-sol.com ([37.157.136.206]) by smtp.gmail.com with ESMTPSA id w66sm14759967wme.4.2016.11.07.09.34.29 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 07 Nov 2016 09:34:30 -0800 (PST) From: Stanimir Varbanov To: Mauro Carvalho Chehab , Hans Verkuil Cc: Andy Gross , Bjorn Andersson , Stephen Boyd , Srinivas Kandagatla , linux-media@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, Stanimir Varbanov , Rob Herring , Mark Rutland , devicetree@vger.kernel.org Subject: [PATCH v3 1/9] doc: DT: vidc: binding document for Qualcomm video driver Date: Mon, 7 Nov 2016 19:33:55 +0200 Message-Id: <1478540043-24558-2-git-send-email-stanimir.varbanov@linaro.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1478540043-24558-1-git-send-email-stanimir.varbanov@linaro.org> References: <1478540043-24558-1-git-send-email-stanimir.varbanov@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add binding document for Venus video encoder/decoder driver Cc: Rob Herring Cc: Mark Rutland Cc: devicetree@vger.kernel.org Signed-off-by: Stanimir Varbanov --- .../devicetree/bindings/media/qcom,venus.txt | 98 ++++++++++++++++++++++ 1 file changed, 98 insertions(+) create mode 100644 Documentation/devicetree/bindings/media/qcom,venus.txt diff --git a/Documentation/devicetree/bindings/media/qcom,venus.txt b/Documentation/devicetree/bindings/media/qcom,venus.txt new file mode 100644 index 000000000000..b2af347fbce4 --- /dev/null +++ b/Documentation/devicetree/bindings/media/qcom,venus.txt @@ -0,0 +1,98 @@ +* Qualcomm Venus video encode/decode accelerator + +- compatible: + Usage: required + Value type: + Definition: Value should contain one of: + - "qcom,venus-msm8916" + - "qcom,venus-msm8996" +- reg: + Usage: required + Value type: + Definition: Register ranges as listed in the reg-names property. +- reg-names: + Usage: required + Value type: + Definition: Should contain following entries: + - "venus" Venus register base +- reg-names: + Usage: optional for msm8996 + Value type: + Definition: Should contain following entries: + - "vmem" Video memory register base +- interrupts: + Usage: required + Value type: + Definition: Should contain interrupts as listed in the interrupt-names + property. +- interrupt-names: + Usage: required + Value type: + Definition: Should contain following entries: + - "venus" Venus interrupt line +- interrupt-names: + Usage: optional for msm8996 + Value type: + Definition: Should contain following entries: + - "vmem" Video memory interrupt line +- clocks: + Usage: required + Value type: + Definition: A List of phandle and clock specifier pairs as listed + in clock-names property. +- clock-names: + Usage: required + Value type: + Definition: Should contain the following entries: + - "core" Core video accelerator clock + - "iface" Video accelerator AHB clock + - "bus" Video accelerator AXI clock +- clock-names: + Usage: required for msm8996 + Value type: + Definition: Should contain the following entries: + - "subcore0" Subcore0 video accelerator clock + - "subcore1" Subcore1 video accelerator clock + - "mmssnoc_axi" Multimedia subsystem NOC AXI clock + - "mmss_mmagic_iface" Multimedia subsystem MMAGIC AHB clock + - "mmss_mmagic_mbus" Multimedia subsystem MMAGIC MAXI clock + - "mmagic_video_bus" MMAGIC video AXI clock + - "video_mbus" Video MAXI clock +- clock-names: + Usage: optional for msm8996 + Value type: + Definition: Should contain the following entries: + - "vmem_bus" Video memory MAXI clock + - "vmem_iface" Video memory AHB clock +- power-domains: + Usage: required + Value type: + Definition: A phandle and power domain specifier pairs to the + power domain which is responsible for collapsing + and restoring power to the peripheral. +- rproc: + Usage: required + Value type: + Definition: A phandle to remote processor responsible for + firmware loading and processor booting. + +- iommus: + Usage: required + Value type: + Definition: A list of phandle and IOMMU specifier pairs. + +* An Example + video-codec@1d00000 { + compatible = "qcom,venus-msm8916"; + reg = <0x01d00000 0xff000>; + reg-names = "venus"; + interrupts = ; + interrupt-names = "venus"; + clocks = <&gcc GCC_VENUS0_VCODEC0_CLK>, + <&gcc GCC_VENUS0_AHB_CLK>, + <&gcc GCC_VENUS0_AXI_CLK>; + clock-names = "core", "iface", "bus"; + power-domains = <&gcc VENUS_GDSC>; + rproc = <&venus_rproc>; + iommus = <&apps_iommu 5>; + };