From patchwork Fri Oct 7 08:25:50 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Corentin Labbe X-Patchwork-Id: 679160 Return-Path: X-Original-To: incoming-dt@patchwork.ozlabs.org Delivered-To: patchwork-incoming-dt@bilbo.ozlabs.org Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 3sr2kc3m8pz9ryZ for ; Fri, 7 Oct 2016 19:29:44 +1100 (AEDT) Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b=CcXjR6R/; dkim-atps=neutral Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1756442AbcJGI2w (ORCPT ); Fri, 7 Oct 2016 04:28:52 -0400 Received: from mail-wm0-f68.google.com ([74.125.82.68]:34089 "EHLO mail-wm0-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1756282AbcJGI21 (ORCPT ); Fri, 7 Oct 2016 04:28:27 -0400 Received: by mail-wm0-f68.google.com with SMTP id b201so1765928wmb.1; Fri, 07 Oct 2016 01:28:26 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20120113; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=TQ/HkLWXo8xgVT6eunRBUIECRVwCAv0VNk0BdiZujco=; b=CcXjR6R//sOwnPHvt2mffDg2mN/R93khpzg/DPKPaMtoflQwyO9IhFMOPokvq8z7l6 cxG/RukwAjVRlo+8X1gmZqgoMSMfA1aV12FgjR5v3mOtcZQRLUf2v5boqbfcSlq9Y4so CC2DXksttWR/Nhg4fMFNp0Fhcvj3Nj6hfSsU5vsg45qUOGTV1P6SntXsxKEqfKJislWX 7XMNqebX259s+2wl7HLdG9UOkqWLunb74ekVcAPoWJeIRmtfYnJsYbFAx9CygkTwtyEy cqXqBmNP5gV+i8fcWHFtDohoI02WbAtKAWbEozqE/HiM24lOX7cQ715HXfC3EeWbkeiG YcCg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=TQ/HkLWXo8xgVT6eunRBUIECRVwCAv0VNk0BdiZujco=; b=DR0U8uuC2CykkxZM0S7zsdgupe62aj6x7iqqJ0vH7UZh8147TFvKbE1ZllAVjlO+v4 jb38kxjUSdZZDoVR1IRrlz4uGsBTruMvjsEj23AX+SSSSteqVcjKqItZSH+Y/wnbj94c 38A+aRGjM55IA7/HKzz4FWwq/eXdcvrRzwYdwxwTd0o1j/Aw8zEGaDtudf7bSL703RZu SAhDf/gGIJVOFSBZoqxuzkF0FpRoO5bz7hTYfXV+S8lM0szZGr5IOddv6V5vkXHB6N6f yCZCUyxBrX4uIy4KCYwulfWjgIgP1saF4ZhbkaEX7AIdaqoL/8mANUr9AZvobDEdXAeH fWnw== X-Gm-Message-State: AA6/9RngRsaoOzVR7Fy7RohwZQZmGfoIoqIst9bf2zmHvWOLQxw3Kzkq1V6ko2F4WfiUdA== X-Received: by 10.28.238.90 with SMTP id m87mr10131826wmh.37.1475828905997; Fri, 07 Oct 2016 01:28:25 -0700 (PDT) Received: from Red.local (LFbn-1-7035-57.w90-116.abo.wanadoo.fr. [90.116.208.57]) by smtp.googlemail.com with ESMTPSA id 193sm1850999wmo.14.2016.10.07.01.28.25 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 07 Oct 2016 01:28:25 -0700 (PDT) From: Corentin Labbe To: robh+dt@kernel.org, mark.rutland@arm.com, maxime.ripard@free-electrons.com, wens@csie.org, linux@armlinux.org.uk, davem@davemloft.net, f.fainelli@gmail.com, andrew@lunn.ch Cc: netdev@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Corentin Labbe Subject: [PATCH v4 03/10] ARM: sun8i: dt: Add DT bindings documentation for Allwinner sun8i-emac Date: Fri, 7 Oct 2016 10:25:50 +0200 Message-Id: <1475828757-926-4-git-send-email-clabbe.montjoie@gmail.com> X-Mailer: git-send-email 2.7.3 In-Reply-To: <1475828757-926-1-git-send-email-clabbe.montjoie@gmail.com> References: <1475828757-926-1-git-send-email-clabbe.montjoie@gmail.com> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org This patch adds documentation for Device-Tree bindings for the Allwinner sun8i-emac driver. Signed-off-by: Corentin Labbe --- .../bindings/net/allwinner,sun8i-emac.txt | 70 ++++++++++++++++++++++ 1 file changed, 70 insertions(+) create mode 100644 Documentation/devicetree/bindings/net/allwinner,sun8i-emac.txt diff --git a/Documentation/devicetree/bindings/net/allwinner,sun8i-emac.txt b/Documentation/devicetree/bindings/net/allwinner,sun8i-emac.txt new file mode 100644 index 0000000..92e4ef3b --- /dev/null +++ b/Documentation/devicetree/bindings/net/allwinner,sun8i-emac.txt @@ -0,0 +1,70 @@ +* Allwinner sun8i EMAC ethernet controller + +Required properties: +- compatible: should be one of the following string: + "allwinner,sun8i-a83t-emac" + "allwinner,sun8i-h3-emac" + "allwinner,sun50i-a64-emac" +- reg: address and length of the register for the device. +- syscon: A phandle to the syscon of the SoC +- interrupts: interrupt for the device +- clocks: A phandle to the reference clock for this device +- clock-names: should be "ahb" +- resets: A phandle to the reset control for this device +- reset-names: should be "ahb" +- phy-mode: See ethernet.txt +- phy-handle: See ethernet.txt +- #address-cells: shall be 1 +- #size-cells: shall be 0 + +Optional properties: +- allwinner,tx-delay: TX clock delay chain value. Range value is 0-0x07. Default is 0) +- allwinner,rx-delay: RX clock delay chain value. Range value is 0-0x1F. Default is 0) +Both delay properties does not have units, there are arbitrary value. +The TX/RX clock delay chain settings are board specific and could be found +in vendor FEX files. + +Optional properties for "allwinner,sun8i-h3-emac": +- allwinner,leds-active-low: EPHY LEDs are active low + +Required child node of emac: +- mdio bus node: should be named mdio + +Required properties of the mdio node: +- #address-cells: shall be 1 +- #size-cells: shall be 0 + +The device node referenced by "phy" or "phy-handle" should be a child node +of the mdio node. See phy.txt for the generic PHY bindings. + +Required properties of the phy node with "allwinner,sun8i-h3-emac": +- clocks: an extra phandle to the reference clock for the EPHY +- resets: an extra phandle to the reset control for the EPHY + +Example: + +emac: ethernet@01c0b000 { + compatible = "allwinner,sun8i-h3-emac"; + syscon = <&syscon>; + reg = <0x01c0b000 0x104>; + interrupts = ; + resets = <&ccu RST_BUS_EMAC>; + reset-names = "ahb"; + clocks = <&ccu CLK_BUS_EMAC>; + clock-names = "ahb"; + #address-cells = <1>; + #size-cells = <0>; + + phy = <&int_mii_phy>; + phy-mode = "mii"; + allwinner,leds-active-low; + mdio: mdio { + #address-cells = <1>; + #size-cells = <0>; + int_mii_phy: ethernet-phy@1 { + reg = <1>; + clocks = <&ccu CLK_BUS_EPHY>; + resets = <&ccu RST_BUS_EPHY>; + }; + }; +};