From patchwork Mon Aug 22 13:13:32 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Stanimir Varbanov X-Patchwork-Id: 661443 Return-Path: X-Original-To: incoming-dt@patchwork.ozlabs.org Delivered-To: patchwork-incoming-dt@bilbo.ozlabs.org Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 3sHvDv27vVz9t14 for ; Mon, 22 Aug 2016 23:14:55 +1000 (AEST) Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (1024-bit key; unprotected) header.d=linaro.org header.i=@linaro.org header.b=ij6rMH3m; dkim-atps=neutral Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1755360AbcHVNOT (ORCPT ); Mon, 22 Aug 2016 09:14:19 -0400 Received: from mail-wm0-f41.google.com ([74.125.82.41]:36387 "EHLO mail-wm0-f41.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1755152AbcHVNOR (ORCPT ); Mon, 22 Aug 2016 09:14:17 -0400 Received: by mail-wm0-f41.google.com with SMTP id q128so120440950wma.1 for ; Mon, 22 Aug 2016 06:14:17 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=0wr8LTHM4T+5VvqoVTUi7YBvL1g996X9llqFVU188ps=; b=ij6rMH3mdTStd4ompBQKELvDMruwRyZ8oxSWv/C18BiG5nR5rt4iRTFJg5NAo3ijmC lJ2b6IU0MnlbbbSYH4wFHNfJoAHfTq2CfVKz8HWkIztT1SXjX2jZSuN5AwIivYEFyper mJiuRUZKRJ398NUYstmsXPawPEvVhdwhBLVQo= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=0wr8LTHM4T+5VvqoVTUi7YBvL1g996X9llqFVU188ps=; b=NymeUZnyCwiq1VjJHU6j4Buc3N940h16kuz56X30FImypvegFcnwpYjrf0xlzoc/2e 4Nc3ZNJYDKXGoHiI+m1XedHIImInaRJMcYfGi5MwSSyLaf7ijpkVDH93AyRhrNTFd/ow xwUMZGc+heTIqI8UeVh0EP5yVAFnQo2A3SGfoLV7WMYdIx/uT7j5vqeDfL4dAYZ2rQ8z z+BYLLTJS3Io1MTbmD/7PePWqVMUR3LkLv/ZatLoecKGNB570BrIvucSLvwkpwplJtyn CvZcl87VPKkzQh9oMLNrGyVU/nV2CQgsFNHdSKDWvoRMLg8lj6OBZV2IAiZkrVXB3Gl0 ADiQ== X-Gm-Message-State: AEkoousSaeBnKcU8OUAdcfLETU/TNQHLUUUiitn8zxaEvY4uaZR+lkmvb5Z9JGkRF5sCYVVQ X-Received: by 10.28.13.143 with SMTP id 137mr15838908wmn.46.1471871656172; Mon, 22 Aug 2016 06:14:16 -0700 (PDT) Received: from mms-0440.wifi.mm-sol.com ([37.157.136.206]) by smtp.gmail.com with ESMTPSA id ex14sm24036676wjc.30.2016.08.22.06.14.14 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 22 Aug 2016 06:14:15 -0700 (PDT) From: Stanimir Varbanov To: Mauro Carvalho Chehab , Hans Verkuil Cc: Andy Gross , Bjorn Andersson , Stephen Boyd , Srinivas Kandagatla , linux-media@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, Stanimir Varbanov , Rob Herring , Mark Rutland , devicetree@vger.kernel.org Subject: [PATCH 1/8] doc: DT: vidc: binding document for Qualcomm video driver Date: Mon, 22 Aug 2016 16:13:32 +0300 Message-Id: <1471871619-25873-2-git-send-email-stanimir.varbanov@linaro.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1471871619-25873-1-git-send-email-stanimir.varbanov@linaro.org> References: <1471871619-25873-1-git-send-email-stanimir.varbanov@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Adds binding document for vidc video encoder/decoder driver Cc: Rob Herring Cc: Mark Rutland Cc: devicetree@vger.kernel.org Signed-off-by: Stanimir Varbanov --- .../devicetree/bindings/media/qcom,vidc.txt | 61 ++++++++++++++++++++++ 1 file changed, 61 insertions(+) create mode 100644 Documentation/devicetree/bindings/media/qcom,vidc.txt diff --git a/Documentation/devicetree/bindings/media/qcom,vidc.txt b/Documentation/devicetree/bindings/media/qcom,vidc.txt new file mode 100644 index 000000000000..0d50a7b2e3ed --- /dev/null +++ b/Documentation/devicetree/bindings/media/qcom,vidc.txt @@ -0,0 +1,61 @@ +* Qualcomm video encoder/decoder accelerator + +- compatible: + Usage: required + Value type: + Definition: Value should contain + - "qcom,vidc-msm8916" + - "qcom,vidc-msm8996" +- reg: + Usage: required + Value type: + Definition: Register ranges as listed in the reg-names property + +- interrupts: + Usage: required + Value type: + Definition: + +- power-domains: + Usage: required + Value type: + Definition: A phandle and power domain specifier pairs to the + power domain which is responsible for collapsing + and restoring power to the peripheral + +- clocks: + Usage: required + Value type: + Definition: List of phandle and clock specifier pairs as listed + in clock-names property +- clock-names: + Usage: required + Value type: + Definition: Should contain the following entries + - "core" Core video accelerator clock + - "iface" Video accelerator AHB clock + - "bus" Video accelerator AXI clock +- rproc: + Usage: required + Value type: + Definition: A phandle to remote processor responsible for + firmware loading + +- iommus: + Usage: required + Value type: + Definition: A list of phandle and IOMMU specifier pairs + +* An Example + qcom,vidc@1d00000 { + compatible = "qcom,vidc-msm8916"; + reg = <0x01d00000 0xff000>; + clocks = <&gcc GCC_VENUS0_VCODEC0_CLK>, + <&gcc GCC_VENUS0_AHB_CLK>, + <&gcc GCC_VENUS0_AXI_CLK>; + clock-names = "core", "iface", "bus"; + interrupts = ; + power-domains = <&gcc VENUS_GDSC>; + rproc = <&vidc_rproc>; + iommus = <&apps_iommu 5>; + };