From patchwork Fri Jun 3 09:56:28 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Corentin Labbe X-Patchwork-Id: 629752 Return-Path: X-Original-To: incoming-dt@patchwork.ozlabs.org Delivered-To: patchwork-incoming-dt@bilbo.ozlabs.org Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 3rLfhM5pghz9t88 for ; Fri, 3 Jun 2016 19:59:31 +1000 (AEST) Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b=lQaRNY19; dkim-atps=neutral Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932477AbcFCJ5c (ORCPT ); Fri, 3 Jun 2016 05:57:32 -0400 Received: from mail-wm0-f66.google.com ([74.125.82.66]:35545 "EHLO mail-wm0-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S932221AbcFCJ5Z (ORCPT ); Fri, 3 Jun 2016 05:57:25 -0400 Received: by mail-wm0-f66.google.com with SMTP id e3so22244241wme.2; Fri, 03 Jun 2016 02:57:24 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20120113; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=BemJvTsbMoDERnr6g/UPGARm/APcykrdlxyw/lvJekU=; b=lQaRNY19Lj/Jj3ZyzPkqCPeS02+RHWnYdAzbMlDLAZ9YrSntAk63Y9ELkpjQvK6GiX r84WsT5Mk7pL7G1ghAcT6fSJXBk9H/06O5UarLmSOubw0cxbR+/8SjmFrzlan0dwicmf Z+FCHDrKQaRC8XHRRkX3gVGW28ASuuMK32/NGHA1y6VpQ0ctKd449xJCmLWnHu4EXyyF IARhzf+OjpJJz4M1LDXKNW7G8Yc5/Xd0zO8O+IvvKXMYJUXYXgUYBgAUC2i1m9V6tUAy vROBN4HnDJy7J2P/IwdtM7299WHiw5r5k5alSeYUfdxItIAgrnP6Zqwh3USevtvzopYn lzww== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=BemJvTsbMoDERnr6g/UPGARm/APcykrdlxyw/lvJekU=; b=ZU8BPD2hB++uY59ufR3M5BoCDkIqB/H8A/jTqNStuq+efk9sZz25aU1+2xYKY/gvNy HnVN0ir17C4euK1V5NcxIU45XORzJPtyTyzRgsUH1ZXG1LJdX3wlw/pRmiQo6toW1C3S wSaplkP92r7U/g0wpdhGxxDq79TpWIPxI1+sVW9maLrdlXtQwHmiekvOVkkApWzczkcv hR7vu0SNxSHYrIAP7qzoNpLzVjkRHK5lcLgEevTbXloMU6tJ5V1uzusxb2V21nevtN5k hSGPNOtJrtwoQLaUoJ/8QdGT0NOPdW9VW6Rc7tCmaFnyU87PxbOdaDi5Ww+dmF5kqdwu a4/A== X-Gm-Message-State: ALyK8tKTvTfKdUa1p1WP2161/UZEU3o1R4+ss0S8OQNA7wGf3lvkWPs7fRy97dD3RQCcNA== X-Received: by 10.194.87.72 with SMTP id v8mr2973224wjz.68.1464947843498; Fri, 03 Jun 2016 02:57:23 -0700 (PDT) Received: from Red.local (ANice-651-1-356-146.w86-205.abo.wanadoo.fr. [86.205.140.146]) by smtp.googlemail.com with ESMTPSA id n66sm5577060wmn.7.2016.06.03.02.57.22 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 03 Jun 2016 02:57:23 -0700 (PDT) From: LABBE Corentin To: robh+dt@kernel.org, pawel.moll@arm.com, mark.rutland@arm.com, ijc+devicetree@hellion.org.uk, galak@codeaurora.org, maxime.ripard@free-electrons.com, wens@csie.org, linux@armlinux.org.uk, davem@davemloft.net Cc: netdev@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-sunxi@googlegroups.com, LABBE Corentin Subject: [PATCH 3/5] ARM: sun8i: dt: Add DT bindings documentation for Allwinner sun8i-emac Date: Fri, 3 Jun 2016 11:56:28 +0200 Message-Id: <1464947790-22991-4-git-send-email-clabbe.montjoie@gmail.com> X-Mailer: git-send-email 2.7.3 In-Reply-To: <1464947790-22991-1-git-send-email-clabbe.montjoie@gmail.com> References: <1464947790-22991-1-git-send-email-clabbe.montjoie@gmail.com> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org This patch adds documentation for Device-Tree bindings for the Allwinner sun8i-emac driver. Signed-off-by: LABBE Corentin --- .../bindings/net/allwinner,sun8i-emac.txt | 64 ++++++++++++++++++++++ 1 file changed, 64 insertions(+) create mode 100644 Documentation/devicetree/bindings/net/allwinner,sun8i-emac.txt diff --git a/Documentation/devicetree/bindings/net/allwinner,sun8i-emac.txt b/Documentation/devicetree/bindings/net/allwinner,sun8i-emac.txt new file mode 100644 index 0000000..cf71a71 --- /dev/null +++ b/Documentation/devicetree/bindings/net/allwinner,sun8i-emac.txt @@ -0,0 +1,64 @@ +* Allwinner sun8i EMAC ethernet controller + +Required properties: +- compatible: "allwinner,sun8i-a83t-emac", "allwinner,sun8i-h3-emac", + or "allwinner,sun50i-a64-emac" +- reg: address and length of the register sets for the device. +- reg-names: should be "emac" and "syscon", matching the register sets +- interrupts: interrupt for the device +- clocks: A phandle to the reference clock for this device +- clock-names: should be "ahb" +- resets: A phandle to the reset control for this device +- reset-names: should be "ahb" +- phy-mode: See ethernet.txt +- phy or phy-handle: See ethernet.txt +- #address-cells: shall be 1 +- #size-cells: shall be 0 + +"allwinner,sun8i-h3-emac" also requires: +- clocks: an extra phandle to the reference clock for the EPHY +- clock-names: an extra "ephy" entry matching the clocks property +- resets: an extra phandle to the reset control for the EPHY +- resets-names: an extra "ephy" entry matching the resets property + +See ethernet.txt in the same directory for generic bindings for ethernet +controllers. + +The device node referenced by "phy" or "phy-handle" should be a child node +of this node. See phy.txt for the generic PHY bindings. + +Optional properties: +- phy-supply: phandle to a regulator if the PHY needs one +- phy-io-supply: phandle to a regulator if the PHY needs a another one for I/O. + This is sometimes found with RGMII PHYs, which use a second + regulator for the lower I/O voltage. +- allwinner,tx-delay: The setting of the TX clock delay chain +- allwinner,rx-delay: The setting of the RX clock delay chain + +The TX/RX clock delay chain settings are board specific. + +Optional properties for "allwinner,sun8i-h3-emac": +- allwinner,use-internal-phy: Use the H3 SoC's internal E(thernet) PHY +- allwinner,leds-active-low: EPHY LEDs are active low + +When the internal PHY is requested, the implementation shall configure the +internal PHY to use the address specified in the child PHY node. + +Example: + +emac: ethernet@01c0b000 { + compatible = "allwinner,sun8i-h3-emac"; + reg = <0x01c0b000 0x1000>; + interrupts = ; + clocks = <&bus_gates 17>, <&bus_gates 128>; + clock-names = "ahb", "ephy"; + resets = <&ahb_rst 17>, <&ahb_rst 66>; + reset-names = "ahb", "ephy"; + phy = <&phy1>; + allwinner,use-internal-phy; + allwinner,leds-active-low; + + phy1: ethernet-phy@1 { + reg = <1>; + }; +};