From patchwork Wed Mar 9 01:21:28 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Qiang Zhao X-Patchwork-Id: 594825 Return-Path: X-Original-To: incoming-dt@patchwork.ozlabs.org Delivered-To: patchwork-incoming-dt@bilbo.ozlabs.org Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 4873B140B0D for ; Wed, 9 Mar 2016 14:52:11 +1100 (AEDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751227AbcCIDwJ (ORCPT ); Tue, 8 Mar 2016 22:52:09 -0500 Received: from mail-bn1bon0067.outbound.protection.outlook.com ([157.56.111.67]:47211 "EHLO na01-bn1-obe.outbound.protection.outlook.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1750942AbcCIDwH (ORCPT ); Tue, 8 Mar 2016 22:52:07 -0500 Received: from CH1PR03CA008.namprd03.prod.outlook.com (10.255.156.153) by BL2PR03MB163.namprd03.prod.outlook.com (10.255.230.147) with Microsoft SMTP Server (TLS) id 15.1.415.20; Wed, 9 Mar 2016 03:52:04 +0000 Received: from BL2FFO11FD011.protection.gbl (10.255.156.132) by CH1PR03CA008.outlook.office365.com (10.255.156.153) with Microsoft SMTP Server (TLS) id 15.1.427.16 via Frontend Transport; Wed, 9 Mar 2016 03:52:04 +0000 Authentication-Results: spf=fail (sender IP is 192.88.168.50) smtp.mailfrom=nxp.com; vger.kernel.org; dkim=none (message not signed) header.d=none; vger.kernel.org; dmarc=none action=none header.from=nxp.com; Received-SPF: Fail (protection.outlook.com: domain of nxp.com does not designate 192.88.168.50 as permitted sender) receiver=protection.outlook.com; client-ip=192.88.168.50; helo=tx30smr01.am.freescale.net; Received: from tx30smr01.am.freescale.net (192.88.168.50) by BL2FFO11FD011.mail.protection.outlook.com (10.173.161.17) with Microsoft SMTP Server (TLS) id 15.1.427.7 via Frontend Transport; Wed, 9 Mar 2016 03:52:04 +0000 Received: from titan.ap.freescale.net ([10.192.208.233]) by tx30smr01.am.freescale.net (8.14.3/8.14.0) with ESMTP id u291UTGd006440; Tue, 8 Mar 2016 18:30:30 -0700 From: Zhao Qiang To: CC: , , , , , , Zhao Qiang Subject: [PATCH v5 1/7] QE: Add IC, SI and SIRAM document to device tree bindings. Date: Wed, 9 Mar 2016 09:21:28 +0800 Message-ID: <1457486494-11377-1-git-send-email-qiang.zhao@nxp.com> X-Mailer: git-send-email 2.1.0.27.g96db324 X-EOPAttributedMessage: 0 X-Matching-Connectors: 131019691246150608; (91ab9b29-cfa4-454e-5278-08d120cd25b8); () X-Forefront-Antispam-Report: CIP:192.88.168.50; IPV:NLI; CTRY:US; EFV:NLI; SFV:NSPM; SFS:(10009020)(6009001)(2980300002)(1109001)(1110001)(339900001)(199003)(189002)(81166005)(47776003)(48376002)(36756003)(4326007)(33646002)(50986999)(92566002)(77096005)(50466002)(106466001)(50226001)(87936001)(19580395003)(86362001)(19580405001)(104016004)(6806005)(11100500001)(1220700001)(2906002)(586003)(229853001)(189998001)(110136002)(105606002)(2351001)(85426001)(5008740100001)(1096002)(5003940100001)(7059030); DIR:OUT; SFP:1101; SCL:1; SRVR:BL2PR03MB163; H:tx30smr01.am.freescale.net; FPR:; SPF:Fail; MLV:sfv; A:1; MX:1; LANG:en; X-Microsoft-Exchange-Diagnostics: 1; BL2FFO11FD011; 1:10q9qBG8KHQJY/kd3WiVvORAD6OlMGtWYpbPXDk9VFUYa7LQYGaYKDP+e5mGC/p1QajrOcBOfCgXmJy4PxzTJblKfp7/gWVvvxxSyVeS/dN0pS8APDqq9yxzschGjYPq6PCW0JpwAyGCpBNw+GRXg0pnj50Mcm7sxxQkyQR2E1BduUdEvFOuLoddl2kilSJj3mgoQQkj/YpZfC4B0l0uhfmhcjI4aIe9VA3+u7osb0OO42bs4NRhgBRyYgZPvyd0q1CjofVoAoOicXQdUdWqUuc0LWoowUdIblMnqr9FaYYXTJ20KzDAI3nurp03Iv7j7UxQucBK2vdwAAzfKbFFJRvDhI7KSzZqHAP/UhjeHExdZZ80CUusTyoBNKLI7OZ3/6UxRjykVzDXb7JIq4aLDu+JdLTDBIJxVEnAg6zRLp0EZgCYbTz5XChzTP2qwKyC3swVDR4MgVMrOaTqkr4zRyXkRVHbQK+JK/NlTDCBhu/ZV8N4n5fyJJElzJsyK8OO MIME-Version: 1.0 X-MS-Office365-Filtering-Correlation-Id: 64c115c2-ef41-4a15-826f-08d347ce2dc3 X-Microsoft-Exchange-Diagnostics: 1; BL2PR03MB163; 2:E9DaCuQ70Ul6FFAROooDXcw9F+/j5ktbhkQfkw/qhzOGlSs193D2Wv05x4rgUpWBPfAHYAWsVzJSFQhaKz9kN2UWysMkJYl68pJsdgh/cG4HSiqrq7AvTYC6+aG46HesW83BObkzDzIy0HnhrsVES16q5q/6DIDYNXByfNnReFQQNdC4p9Kr+DYA2uUEA6i7; 3:8Y0iEu2wID0oXL9Yf3bbJiynJ04hpNXaZhjyNkeYVfaFCyn2qgX0I9ig46vwLrMq9MlcdARTgJ3dsCrPTPvrT2r+3iweBC/8Al8ur5Dcg/X6WTE7YbK0Wuzinemy1bJV7N0maGujC2gX5LtfPYLqfgKYxIrWCc3vkq1IhFcQjZ50gZUL3tXYvlft/lewqYvdz6SAJntW5yshrmn+/CgLede7zl2WCS0QKSg0tMg0JHQ=; 25:9hxGKGnzKkiEqSEeUV7McH4wuGVHPdLzsQSNe8SKO2OXR6RCq63IENoi0sqcbb9qQ2NMvER8n0hL64cK6abK45psvXn1uKhyGfFDYPzic9BO+eHU5q3Aq+oxFF5wEV3lSM7DIHZbqmFKYFPmn4Xd9qoqkl4/fL1QTijCznF0NiHG2v6deaRIFZtUUPwjTWmFL7atU1btC5lH4BohUhPiJE0Tadf5F4CuZY0nyhC/MXUPzZWiGzQU7Tc9LIN4raSBEEFvro/EWtwytfQ3eKlc/GQaDkzPQ+hpCUDEzJWpr3hE6WjBQRkAvjdVAnIlyxfB2PbNXk4Fj0zm5MZj1E4r+w== X-Microsoft-Antispam: UriScan:;BCL:0;PCL:0;RULEID:;SRVR:BL2PR03MB163; X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:; X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(601004)(2401047)(13024025)(13015025)(13017025)(13023025)(5005006)(13018025)(8121501046)(3002001)(10201501046); SRVR:BL2PR03MB163; BCL:0; PCL:0; RULEID:(400006); SRVR:BL2PR03MB163; X-Microsoft-Exchange-Diagnostics: 1; BL2PR03MB163; 4:D0ktr4gu03U5/9WpLkj3N30ccsex6tvVJLEENJsoxbqETlNhJRjmVss/gyz+4++FdpSLUxEBM2Ve5PxFEhB2SwSJQbsJhX/xjYhVe4RfYLD3K2tsuMTO7YybEtHn5v4RjXzL/57KIzUbgyNNiS7/LJagyC1hrmV0dM/1EgAPDOKLm0yTnjHNGVQ1O/uDznGbyi+FOrBotYsRQjgnWbO5Dg4jh8iZwZgKPMDzJNh9chYvqmHvGtn20tkWKdZfwqgUhKZCEkdLDSrhxuI8yBYsTdN8dZ596tkaxYP71CwYn15vnmYS04qDs59Pz4P8JtwNJEAmSQKNhJMxsb6Vkbh51ziB20qF3iJZwrSJEjbWChSUZjD9Rs62vDEa/Ho6NeuNPzaxtmVLtLOUgoJFd+lwJ67MnQOelfUBoIKOOhvPpmkBheg6vyD3UVEWcy0cJ7ChxLILX1KxabDw2u3JJ96S4g== X-Forefront-PRVS: 0876988AF0 X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; BL2PR03MB163; 23:9CZWC6cM1lo+oqm86PAkebOMsgKYgr4nIXAuK4xHZr?= =?us-ascii?Q?c98xcFhMWtlfYCiuW9JDim4SVsxXgaJO4OEduL8hCPu8CBU48g/jLJSnHhkj?= =?us-ascii?Q?wKqNiy0NJiscs6vm6h4ylEBX/HqeSanc7WcfKzWplO8G1u0jd+jjvdH7OgVZ?= =?us-ascii?Q?hQjUUArj8qnPwU8DKNX9stskPReTyYawgy6Ir0DgzvPbk/s7q45aM/ky83P7?= =?us-ascii?Q?Tn1kGx6cmYluLVYIkVccS+0SkkKwHBnB2lsSW2vLXJn0LY6VS5BtXtxjX37h?= =?us-ascii?Q?zTiRpMRPbcoFFYcUOB0wGZyyihRWj7PUSvcY5JQ90Ek1nUNNUo5O+AVE3e1T?= =?us-ascii?Q?Q1CNz1KR37o+nqXSycNNEeauqAGKibdbjVJ/CA9AQaZLdYbVGsoA6DRUjbj+?= =?us-ascii?Q?KVLuXZFVhKRHQY0+fz/RH3Yebx6o6ZCFzUQebE6dVt0KBw3OzFRMO+WsV7s/?= =?us-ascii?Q?g6MIoCsCXOzMsEPN68TyGHCeFuL/OTZvIvq7pNUGXbgY13SgPtjbiLxmOEDe?= =?us-ascii?Q?WEJKBXEHXnzhTCWxJ9HEn5W32iggHjpgYLTcyTOViNaS4pD8mUioAshSERs7?= =?us-ascii?Q?JB0Hcr8E+/i/dqp4QPOZUEIXAwGdXVgri/7s2F8nfGnbhDBk0UoP9pl7PRQb?= =?us-ascii?Q?ewD164t3+qK0HC/RY/IqZDMcBMiznA/J7iuOPzTfS1+N9FAESp6O4gaMeInF?= =?us-ascii?Q?z0TwMlQoVyuCF9UlF4kmbrUeqxu+LYymGT8aB2kS8FC5T7neL9hY7wLa+BTt?= =?us-ascii?Q?EZo6MaVp/OZ4RcZFw8QCu0bdAp0TXIr1K2u0PXIziSwqHj2ZmZLpTZRrSK9I?= =?us-ascii?Q?S0mfcNMrJxDKeZMGAIw42LmvOAKznd11SGQs6PLV9+ZL51CBI5UFOvp31g60?= =?us-ascii?Q?mjcKMvGby/Glir7jC1TjsvP6babjFkX3sGsCjM837qrlbUBYyX/bYEmhelKP?= =?us-ascii?Q?WZWQk30atDu8rIl5/NGivf2KuVofePCIzldIJKWkL1Kte60ehavfapHtwiXy?= =?us-ascii?Q?Od+uPJB16lV+iOuYZR7UOP?= X-Microsoft-Exchange-Diagnostics: 1; BL2PR03MB163; 5:sNcPotlnDrBbs1FdsYI09C49GfDZy1cRNVakNiTGXt2C1ro0uWgBH/ZRgLwGEw68i5zWRSfjOPV+zeoGCAPQ6dxtzxdPizpEkvj8yodF+U5cPFhLjicuqhXMLNEdiphOmqVsZj8T6Q6bcL1tTtq6ll22TvTyV0p6sXhm+faRnYc=; 24:ysG0JMeB7se4MeDcwqdC3z/pCic9mQmwtXxkXBEQeUIX1LYGOsM980FHYjotuC/PT/UYYVL6MCyjQjJvWc7W0AsS9dMRVxShkvZ52FfT9Ag= SpamDiagnosticOutput: 1:23 SpamDiagnosticMetadata: NSPM X-MS-Exchange-CrossTenant-OriginalArrivalTime: 09 Mar 2016 03:52:04.2874 (UTC) X-MS-Exchange-CrossTenant-Id: 5afe0b00-7697-4969-b663-5eab37d5f47e X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=5afe0b00-7697-4969-b663-5eab37d5f47e; Ip=[192.88.168.50]; Helo=[tx30smr01.am.freescale.net] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BL2PR03MB163 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add IC, SI and SIRAM document of QE to Documentation/devicetree/bindings/powerpc/fsl/cpm_qe/qe.txt Signed-off-by: Zhao Qiang Acked-by: Rob Herring --- changes for v2 - Add interrupt-controller in Required properties - delete address-cells and size-cells for qe-si and qe-siram Changes for v3 - Add SoC specific caompatible strings to qe-si and qe-siram Changes for v4 - NA Changes for v5 - NA .../devicetree/bindings/powerpc/fsl/cpm_qe/qe.txt | 50 ++++++++++++++++++++++ 1 file changed, 50 insertions(+) diff --git a/Documentation/devicetree/bindings/powerpc/fsl/cpm_qe/qe.txt b/Documentation/devicetree/bindings/powerpc/fsl/cpm_qe/qe.txt index 4f89302..7ab21cb 100644 --- a/Documentation/devicetree/bindings/powerpc/fsl/cpm_qe/qe.txt +++ b/Documentation/devicetree/bindings/powerpc/fsl/cpm_qe/qe.txt @@ -69,6 +69,56 @@ Example: }; }; +* Interrupt Controller (IC) + +Required properties: +- compatible : should be "fsl,qe-ic". +- reg : Address range of IC register set. +- interrupts : interrupts generated by the device. +- interrupt-controller : this device is a interrupt controller. + +Example: + + qeic: interrupt-controller@80 { + interrupt-controller; + compatible = "fsl,qe-ic"; + #address-cells = <0>; + #interrupt-cells = <1>; + reg = <0x80 0x80>; + interrupts = <95 2 0 0 94 2 0 0>; //high:79 low:78 + }; + +* Serial Interface Block (SI) + +The SI manages the routing of eight TDM lines to the QE block serial drivers +, the MCC and the UCCs, for receive and transmit. + +Required properties: +- compatible : should be "fsl,t1040-qe-si". +- reg : Address range of SI register set. + +Example: + + si1: si@700 { + compatible = "fsl,t1040-qe-si"; + reg = <0x700 0x80>; + }; + +* Serial Interface Block RAM(SIRAM) + +store the routing entries of SI + +Required properties: +- compatible : should be "fsl,t1040-qe-siram". +- reg : Address range of SI RAM. + +Example: + + siram1: siram@1000 { + compatible = "fsl,t1040-qe-siram"; + reg = <0x1000 0x800>; + }; + * QE Firmware Node This node defines a firmware binary that is embedded in the device tree, for