From patchwork Tue Aug 19 04:38:03 2014
Content-Type: text/plain; charset="utf-8"
MIME-Version: 1.0
Content-Transfer-Encoding: 7bit
X-Patchwork-Submitter: Xiubo Li
X-Patchwork-Id: 381223
Return-Path:
X-Original-To: incoming-dt@patchwork.ozlabs.org
Delivered-To: patchwork-incoming-dt@bilbo.ozlabs.org
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
by ozlabs.org (Postfix) with ESMTP id 94F921400B2
for ;
Tue, 19 Aug 2014 14:42:43 +1000 (EST)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
id S1752635AbaHSEmm (ORCPT
);
Tue, 19 Aug 2014 00:42:42 -0400
Received: from mail-by2lp0244.outbound.protection.outlook.com
([207.46.163.244]:13065
"EHLO na01-by2-obe.outbound.protection.outlook.com"
rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP
id S1752600AbaHSEmm (ORCPT );
Tue, 19 Aug 2014 00:42:42 -0400
Received: from BN3PR0301CA0057.namprd03.prod.outlook.com (25.160.152.153) by
CY1PR0301MB0619.namprd03.prod.outlook.com (25.160.142.26) with
Microsoft SMTP
Server (TLS) id 15.0.1005.10; Tue, 19 Aug 2014 04:42:40 +0000
Received: from BY2FFO11FD015.protection.gbl (2a01:111:f400:7c0c::102) by
BN3PR0301CA0057.outlook.office365.com (2a01:111:e400:401e::25) with
Microsoft SMTP Server (TLS) id 15.0.1010.18 via Frontend Transport;
Tue, 19 Aug 2014 04:42:39 +0000
Received: from tx30smr01.am.freescale.net (192.88.168.50) by
BY2FFO11FD015.mail.protection.outlook.com (10.1.14.131) with
Microsoft SMTP
Server (TLS) id 15.0.1010.11 via Frontend Transport; Tue, 19 Aug 2014
04:42:38 +0000
Received: from titan.ap.freescale.net ([10.192.208.233])
by tx30smr01.am.freescale.net (8.14.3/8.14.0) with ESMTP id
s7J4gMMf007659; Mon, 18 Aug 2014 21:42:34 -0700
From: Xiubo Li
To: , ,
CC: , ,
, ,
, ,
, Xiubo Li
Subject: [PATCHv4 3/3] pwm: documentation: Add 'big-endian' property for FTM
PWM.
Date: Tue, 19 Aug 2014 12:38:03 +0800
Message-ID: <1408423083-19827-4-git-send-email-Li.Xiubo@freescale.com>
X-Mailer: git-send-email 1.8.5
In-Reply-To: <1408423083-19827-1-git-send-email-Li.Xiubo@freescale.com>
References: <1408423083-19827-1-git-send-email-Li.Xiubo@freescale.com>
X-EOPAttributedMessage: 0
X-Forefront-Antispam-Report: CIP:192.88.168.50; CTRY:US; IPV:CAL; IPV:NLI;
EFV:NLI; SFV:NSPM;
SFS:(10019006)(6009001)(189002)(199003)(97736001)(74662001)(31966008)(4396001)(86362001)(74502001)(21056001)(92726001)(62966002)(85306004)(77982001)(76176999)(19580405001)(93916002)(68736004)(50986999)(77156001)(88136002)(80022001)(83072002)(89996001)(92566001)(85852003)(87286001)(107046002)(76482001)(105606002)(50226001)(99396002)(106466001)(84676001)(229853001)(104016003)(95666004)(104166001)(20776003)(50466002)(48376002)(36756003)(26826002)(47776003)(44976005)(6806004)(19580395003)(46102001)(83322001)(81342001)(64706001)(2201001)(79102001)(81542001)(102836001)(87936001);
DIR:OUT; SFP:1102; SCL:1; SRVR:CY1PR0301MB0619;
H:tx30smr01.am.freescale.net;
FPR:; MLV:ovrnspm; PTR:InfoDomainNonexistent; MX:1; A:1; LANG:en;
MIME-Version: 1.0
X-Microsoft-Antispam: BCL:0;PCL:0;RULEID:;UriScan:;
X-Forefront-PRVS: 0308EE423E
Received-SPF: Fail (protection.outlook.com: domain of freescale.com does not
designate 192.88.168.50 as permitted sender)
receiver=protection.outlook.com;
client-ip=192.88.168.50; helo=tx30smr01.am.freescale.net;
Authentication-Results: spf=fail (sender IP is 192.88.168.50)
smtp.mailfrom=Li.Xiubo@freescale.com;
X-OriginatorOrg: freescale.com
Sender: devicetree-owner@vger.kernel.org
Precedence: bulk
List-ID:
X-Mailing-List: devicetree@vger.kernel.org
For the same FTM PWM device, which on different SoCs will in
differrent endian mode, using the same device driver need
one boolean properties to distingush this.
For now the FTM PWM is only applied to the ARM SoCs which are all
in LE mode.
The FTM PWM device can be integrated as little-endian or big-endian.
This endianness differs per SoC:
SoC | FTM-PWM endianness
--------+-------------------
Vybrid | LE
LS1 | BE
LS2 | LE
Signed-off-by: Xiubo Li
---
.../devicetree/bindings/pwm/pwm-fsl-ftm.txt | 23 +++++++++++++++++++++-
1 file changed, 22 insertions(+), 1 deletion(-)
diff --git a/Documentation/devicetree/bindings/pwm/pwm-fsl-ftm.txt b/Documentation/devicetree/bindings/pwm/pwm-fsl-ftm.txt
index 0bda229..49eedf4 100644
--- a/Documentation/devicetree/bindings/pwm/pwm-fsl-ftm.txt
+++ b/Documentation/devicetree/bindings/pwm/pwm-fsl-ftm.txt
@@ -1,5 +1,24 @@
Freescale FlexTimer Module (FTM) PWM controller
+For the same FTM PWM device, which on different SoCs will in
+differrent endian mode, using the same device driver need
+one boolean properties to distingush this.
+
+For now the FTM PWM is only applied to the ARM SoCs which are all
+in LE mode.
+
+The FTM PWM device can be integrated as little-endian or big-endian.
+This endianness differs per SoC:
+SoC | FTM-PWM endianness
+--------+-------------------
+Vybrid | LE
+LS1 | BE
+LS2 | LE
+
+Please see "Documentation/devicetree/bindings/regmap/regmap.txt" for more
+detail about the endianness.
+
+
Required properties:
- compatible: Should be "fsl,vf610-ftm-pwm".
- reg: Physical base address and length of the controller's registers
@@ -16,7 +35,8 @@ Required properties:
- pinctrl-names: Must contain a "default" entry.
- pinctrl-NNN: One property must exist for each entry in pinctrl-names.
See pinctrl/pinctrl-bindings.txt for details of the property values.
-
+- big-endian: Boolean property, required if all the FTM_PWM registers
+ are big-endian rather than little-endian.
Example:
@@ -32,4 +52,5 @@ pwm0: pwm@40038000 {
<&clks VF610_CLK_FTM0_EXT_FIX_EN>;
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_pwm0_1>;
+ big-endian;
};