From patchwork Mon Apr 21 07:23:01 2014
Content-Type: text/plain; charset="utf-8"
MIME-Version: 1.0
Content-Transfer-Encoding: 7bit
X-Patchwork-Submitter: Xiubo Li
X-Patchwork-Id: 340606
Return-Path:
X-Original-To: incoming-dt@patchwork.ozlabs.org
Delivered-To: patchwork-incoming-dt@bilbo.ozlabs.org
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
by ozlabs.org (Postfix) with ESMTP id 5B57A1400CF
for ;
Mon, 21 Apr 2014 18:07:02 +1000 (EST)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
id S1751201AbaDUIG6 (ORCPT
);
Mon, 21 Apr 2014 04:06:58 -0400
Received: from [207.46.163.183] ([207.46.163.183]:3796 "EHLO
na01-bn1-obe.outbound.protection.outlook.com"
rhost-flags-FAIL-FAIL-OK-FAIL) by vger.kernel.org with ESMTP
id S1750774AbaDUIG4 (ORCPT );
Mon, 21 Apr 2014 04:06:56 -0400
Received: from BY2PR03CA028.namprd03.prod.outlook.com (10.242.234.149) by
BY2PR03MB507.namprd03.prod.outlook.com (10.141.143.21) with Microsoft
SMTP Server (TLS) id 15.0.921.12; Mon, 21 Apr 2014 08:06:34 +0000
Received: from BN1AFFO11FD050.protection.gbl (2a01:111:f400:7c10::153) by
BY2PR03CA028.outlook.office365.com (2a01:111:e400:2c2c::21) with
Microsoft SMTP Server (TLS) id 15.0.921.12 via Frontend Transport;
Mon, 21 Apr 2014 08:06:33 +0000
Received: from az84smr01.freescale.net (192.88.158.246) by
BN1AFFO11FD050.mail.protection.outlook.com (10.58.53.65) with
Microsoft SMTP Server (TLS) id 15.0.929.8 via Frontend Transport;
Mon, 21 Apr 2014 08:06:33 +0000
Received: from rock.ap.freescale.net (rock.ap.freescale.net [10.193.20.106])
by az84smr01.freescale.net (8.14.3/8.14.0) with ESMTP id
s3L86OII031968; Mon, 21 Apr 2014 01:06:29 -0700
From: Xiubo Li
To: , ,
, ,
,
CC: , ,
, ,
Xiubo Li
Subject: [PATCHv2 1/3] clocksource: ftm: Add FlexTimer Module (FTM) Timer
devicetree Documentation
Date: Mon, 21 Apr 2014 15:23:01 +0800
Message-ID: <1398064983-440-2-git-send-email-Li.Xiubo@freescale.com>
X-Mailer: git-send-email 1.8.0
In-Reply-To: <1398064983-440-1-git-send-email-Li.Xiubo@freescale.com>
References: <1398064983-440-1-git-send-email-Li.Xiubo@freescale.com>
X-EOPAttributedMessage: 0
X-Forefront-Antispam-Report: CIP:192.88.158.246; CTRY:US; IPV:NLI; EFV:NLI;
SFV:NSPM;
SFS:(10009001)(979002)(6009001)(428001)(199002)(189002)(85852003)(79102001)(93916002)(86362001)(83072002)(77982001)(50466002)(74502001)(81542001)(87286001)(80022001)(47776003)(20776003)(89996001)(92726001)(36756003)(62966002)(2201001)(92566001)(31966008)(81342001)(74662001)(48376002)(87936001)(19580395003)(80976001)(44976005)(83322001)(76482001)(46102001)(76176999)(50986999)(88136002)(19580405001)(77156001)(77096999)(50226001)(4396001)(6806004)(99396002)(969003)(989001)(999001)(1009001)(1019001);
DIR:OUT; SFP:1101; SCL:1; SRVR:BY2PR03MB507; H:az84smr01.freescale.net;
FPR:FA21FBFE.2D14D461.AF99F33.80DEF24B.2024A; MLV:ovrnspm;
PTR:gate-az5.freescale.com; A:1; MX:1; LANG:en;
MIME-Version: 1.0
X-Forefront-PRVS: 0188D66E61
Received-SPF: None (: freescale.com does not designate permitted sender
hosts)
X-OriginatorOrg: freescale.com
Sender: devicetree-owner@vger.kernel.org
Precedence: bulk
List-ID:
X-Mailing-List: devicetree@vger.kernel.org
The FTM binding could be used on Vybrid and LS1+, add a binding
document for it.
Signed-off-by: Xiubo Li
Cc: Shawn Guo
Cc: Jingchang Lu
---
.../devicetree/bindings/timer/fsl,ftm-timer.txt | 31 ++++++++++++++++++++++
1 file changed, 31 insertions(+)
create mode 100644 Documentation/devicetree/bindings/timer/fsl,ftm-timer.txt
diff --git a/Documentation/devicetree/bindings/timer/fsl,ftm-timer.txt b/Documentation/devicetree/bindings/timer/fsl,ftm-timer.txt
new file mode 100644
index 0000000..aa8c402
--- /dev/null
+++ b/Documentation/devicetree/bindings/timer/fsl,ftm-timer.txt
@@ -0,0 +1,31 @@
+Freescale FlexTimer Module (FTM) Timer
+
+Required properties:
+
+- compatible : should be "fsl,ftm-timer"
+- reg : Specifies base physical address and size of the register sets for the
+ clock event device and clock source device.
+- interrupts : Should be the clock event device interrupt.
+- clocks : The clocks provided by the SoC to drive the timer, must contain an
+ entry for each entry in clock-names.
+- clock-names : Must include the following entries:
+ o "ftm-evt"
+ o "ftm-src"
+ o "ftm-evt-counter-en"
+ o "ftm-src-counter-en"
+- big-endian: One boolean property, the big endian mode will be in use if it is
+ present, or the little endian mode will be in use for all the device registers.
+
+Example:
+ftm: ftm@400b8000 {
+ compatible = "fsl,ftm-timer";
+ reg = <0x400b8000 0x1000 0x400b9000 0x1000>;
+ interrupts = <0 44 IRQ_TYPE_LEVEL_HIGH>;
+ clock-names = "ftm-evt", "ftm-src",
+ "ftm-evt-counter-en", "ftm-src-counter-en";
+ clocks = <&clks VF610_CLK_FTM2>,
+ <&clks VF610_CLK_FTM3>,
+ <&clks VF610_CLK_FTM2_EXT_FIX_EN>,
+ <&clks VF610_CLK_FTM3_EXT_FIX_EN>;
+ big-endian;
+};