From patchwork Tue Feb 13 12:29:46 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Philipp Rossak X-Patchwork-Id: 872821 Return-Path: X-Original-To: incoming-dt@patchwork.ozlabs.org Delivered-To: patchwork-incoming-dt@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=vger.kernel.org (client-ip=209.132.180.67; helo=vger.kernel.org; envelope-from=devicetree-owner@vger.kernel.org; receiver=) Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="T2lQKqzj"; dkim-atps=neutral Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 3zghlB3gzFz9t7V for ; Tue, 13 Feb 2018 23:32:54 +1100 (AEDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S935215AbeBMMaA (ORCPT ); Tue, 13 Feb 2018 07:30:00 -0500 Received: from mail-wr0-f196.google.com ([209.85.128.196]:35488 "EHLO mail-wr0-f196.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S935182AbeBMM35 (ORCPT ); Tue, 13 Feb 2018 07:29:57 -0500 Received: by mail-wr0-f196.google.com with SMTP id 33so4468787wro.2; Tue, 13 Feb 2018 04:29:56 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id; bh=JSnbsdaF+ChGMioD9aK9jNVz+jBkbGgX27IoKcmh8gA=; b=T2lQKqzj4DluVVO5Muk4xKwT20PSHvocHbLjvEh0ipJRbe7b37kL/J7DRr4cr5kqVG ll9GLYnLK7BHo5Dq8bep66esijsIAeIzjRGKHteO3BuITeWSXmY5QE9CLLZQnkA2YjPc GL0zMei6/KD+LviCdSib5+Jo/iPhXNDhww9J6/fPKRQKN35ZnGnFGSpX1BjHG0kTo8LZ O27YbN8p1skZ63CgXR7IvGmkbnSB/l7KKpL79gjQxLcU7QCdM+90O4A+bH4wU5blwPIR ZNX5ZMIaNWzinAOgmL/UaQEy5gjwU+yGMAm6hpxD1vGXkKQJ9GwuJLH0d4bcfor43MLD 37Fg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=JSnbsdaF+ChGMioD9aK9jNVz+jBkbGgX27IoKcmh8gA=; b=EcqaOYLSZX40C+ZaRhUrRKH0ES66XTipvfUCsEnJ02FK8/qOKRpxjAzXX7ZLCJrGeE avuF3/j3uEEohp90x6BnyZyex8ibdgu0QA52tjZlebeBKproJ3kQ/VpgaEo2t4sM89Ag ITpByBGH6B5jID9DAvkod4mnJnRA9cDYA3bdaRTnDbScmWyR7aQXGJm9EDcPi+G/nTSv kjwj/O7dzlNK2s2rw4MA1QnDZVurHlo4mgCe2QGD6YKT5iC3GTEWZ4ih6EccfA1hDQs2 wUzvV1HtIEDIePxIJMWL57H6uvdxLeaNf1gwqHyw5rctiryq/SLHAJ7f7viXulTn75DZ IKww== X-Gm-Message-State: APf1xPCK7rXoF1Yii64XHfdC5Xg/bMvaQ+Tp8thouTL4Oaxkoho4afiE 8XVWv7OZyYkOP5Xe4JA6EnI= X-Google-Smtp-Source: AH8x224TFYceK7ClPtutfZJ3srFmbje+u1KCI8xpV3qipZCBWeQB4Rp5U3i0i4YIWa/L/rHyVcTnTg== X-Received: by 10.223.134.163 with SMTP id 32mr1143772wrx.250.1518524995709; Tue, 13 Feb 2018 04:29:55 -0800 (PST) Received: from debian-laptop.fritz.box (p578F04D2.dip0.t-ipconnect.de. [87.143.4.210]) by smtp.gmail.com with ESMTPSA id l17sm6483422wrh.67.2018.02.13.04.29.53 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 13 Feb 2018 04:29:54 -0800 (PST) From: Philipp Rossak To: mchehab@kernel.org, robh+dt@kernel.org, mark.rutland@arm.com, maxime.ripard@free-electrons.com, wens@csie.org, linux@armlinux.org.uk, sean@mess.org, p.zabel@pengutronix.de, andi.shyti@samsung.com Cc: linux-media@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-sunxi@googlegroups.com Subject: [RESEND PATCH v5 0/6] IR support for A83T Date: Tue, 13 Feb 2018 13:29:46 +0100 Message-Id: <20180213122952.8420-1-embed3d@gmail.com> X-Mailer: git-send-email 2.11.0 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org This patch series adds support for the sunxi A83T ir module and enhances the sunxi-ir driver. Right now the base clock frequency for the ir driver is a hard coded define and is set to 8 MHz. This works for the most common ir receivers. On the Sinovoip Bananapi M3 the ir receiver needs, a 3 MHz base clock frequency to work without problems with this driver. This patch series adds support for an optinal property that makes it able to override the default base clock frequency and enables the ir interface on the a83t and the Bananapi M3. changes since v4: * rename cir pin from cir_pins to r_cir_pin * drop unit-adress from r_cir_pin * add a83t compatible to the cir node * move muxing options to dtsi * rename cir label and reorder it in the bananpim3.dts file changes since v3: * collecting all acks & reviewd by * fixed typos changes since v2: * reorder cir pin (alphabetical) * fix typo in documentation changes since v1: * fix typos, reword Documentation * initialize 'b_clk_freq' to 'SUNXI_IR_BASE_CLK' & remove if statement * change dev_info() to dev_dbg() * change naming to cir* in dts/dtsi * Added acked Ackedi-by to related patch * use whole memory block instead of registers needed + fix for h3/h5 changes since rfc: * The property is now optinal. If the property is not available in the dtb the driver uses the default base clock frequency. * the driver prints out the the selected base clock frequency. * changed devicetree property from base-clk-frequency to clock-frequency Regards, Philipp Philipp Rossak (6): media: rc: update sunxi-ir driver to get base clock frequency from devicetree media: dt: bindings: Update binding documentation for sunxi IR controller arm: dts: sun8i: a83t: Add the cir pin for the A83T arm: dts: sun8i: a83t: Add support for the cir interface arm: dts: sun8i: a83t: bananapi-m3: Enable IR controller arm: dts: sun8i: h3-h5: ir register size should be the whole memory block Documentation/devicetree/bindings/media/sunxi-ir.txt | 3 +++ arch/arm/boot/dts/sun8i-a83t-bananapi-m3.dts | 5 +++++ arch/arm/boot/dts/sun8i-a83t.dtsi | 18 ++++++++++++++++++ arch/arm/boot/dts/sunxi-h3-h5.dtsi | 2 +- drivers/media/rc/sunxi-cir.c | 19 +++++++++++-------- 5 files changed, 38 insertions(+), 9 deletions(-)