From patchwork Tue Jan 30 17:46:50 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Philipp Rossak X-Patchwork-Id: 867596 Return-Path: X-Original-To: incoming-dt@patchwork.ozlabs.org Delivered-To: patchwork-incoming-dt@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=vger.kernel.org (client-ip=209.132.180.67; helo=vger.kernel.org; envelope-from=devicetree-owner@vger.kernel.org; receiver=) Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="XmFtAQWs"; dkim-atps=neutral Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 3zWDQv6hlXz9sNc for ; Wed, 31 Jan 2018 04:49:27 +1100 (AEDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752180AbeA3RrB (ORCPT ); Tue, 30 Jan 2018 12:47:01 -0500 Received: from mail-wm0-f68.google.com ([74.125.82.68]:53179 "EHLO mail-wm0-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751779AbeA3Rq7 (ORCPT ); Tue, 30 Jan 2018 12:46:59 -0500 Received: by mail-wm0-f68.google.com with SMTP id g1so2875739wmg.2; Tue, 30 Jan 2018 09:46:58 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id; bh=JSnbsdaF+ChGMioD9aK9jNVz+jBkbGgX27IoKcmh8gA=; b=XmFtAQWsDIilaIBnwcbZW5KApgI05dWcYT7NJOi78gRKsIhwn0ZXhkUCaNRLXFquKW VXYC+/Sy9YWqvaasBPTJmxKcEu8GJYEBo236on95mv8XZ0Od23Db82RY1fKemUKMjPnx Y57x/vvX2dKJ5ocRzr3wsTYNoqFrtUmsZqv0VkUHiUGAPcWrLl5FoV/7tmhAy+1sBvtv D0+NvmfCgcH4mJ6yowJFS0E2gLDGX6JPhRAxFyD4VehYJo52CcwA0cRzmw+43crTHtLF zkXqGYE0tmDdBkMwtdXpTL4Jy6dGy8LUCcxWscwJIehO2d9eCOIdN++LCpIZ8R/CNvK5 51mw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=JSnbsdaF+ChGMioD9aK9jNVz+jBkbGgX27IoKcmh8gA=; b=pWC3UPA3tZfTbKxMAHhaLot6L3D8VEEg6vyPBMWqRJUZQhhpjG+p7K5Zg1xDsEC4K/ HZYrlls8Bs9uIi66SruJi3ZnAfyA/oiRgvSFZL4ofJFWxVauxZ3PQCGwN6LX1SpUfxuI W2CoDtJs/SrDS+dzmzojEijJNn7wNwxnvYLCdoyu/e7oBh35pkR1Yb0E3s1bv6H3k7yY 9jYN3d5rhCdW3KCiYxK28KLq1ZQJLoGQq95SLFaGJUEAoVK9vIUPWK/pAYYOFo/Z3P/X l/uDwrh1r2lqQn/Zj/Do8zhqSUScCQPneLfDxrbPprz2hhiInLi5cwMFvl6WHAupbHug oVfg== X-Gm-Message-State: AKwxytd30Sn5caq7nLbIPyIs77r94kptX8dRyNGmyYCnlOGDArwn7L+D ugXAS98JecvWagVdiMylrqM= X-Google-Smtp-Source: AH8x226DYTIfSkpbUcuaIkWLs1l0KM+CvpS9mtGu6Eh2wlfWexntb345X2BcrhrhXEagNrYhK9nRHQ== X-Received: by 10.28.206.75 with SMTP id e72mr23765555wmg.100.1517334418085; Tue, 30 Jan 2018 09:46:58 -0800 (PST) Received: from debian-laptop.wlan.uni-ulm.de (eduroam164-089.wlan.uni-ulm.de. [134.60.164.89]) by smtp.gmail.com with ESMTPSA id p21sm9985653wmc.45.2018.01.30.09.46.57 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 30 Jan 2018 09:46:57 -0800 (PST) From: Philipp Rossak To: mchehab@kernel.org, robh+dt@kernel.org, mark.rutland@arm.com, maxime.ripard@free-electrons.com, wens@csie.org, linux@armlinux.org.uk, sean@mess.org, p.zabel@pengutronix.de, andi.shyti@samsung.com Cc: linux-media@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-sunxi@googlegroups.com Subject: [PATCH v5 0/6] IR support for A83T Date: Tue, 30 Jan 2018 18:46:50 +0100 Message-Id: <20180130174656.10657-1-embed3d@gmail.com> X-Mailer: git-send-email 2.11.0 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org This patch series adds support for the sunxi A83T ir module and enhances the sunxi-ir driver. Right now the base clock frequency for the ir driver is a hard coded define and is set to 8 MHz. This works for the most common ir receivers. On the Sinovoip Bananapi M3 the ir receiver needs, a 3 MHz base clock frequency to work without problems with this driver. This patch series adds support for an optinal property that makes it able to override the default base clock frequency and enables the ir interface on the a83t and the Bananapi M3. changes since v4: * rename cir pin from cir_pins to r_cir_pin * drop unit-adress from r_cir_pin * add a83t compatible to the cir node * move muxing options to dtsi * rename cir label and reorder it in the bananpim3.dts file changes since v3: * collecting all acks & reviewd by * fixed typos changes since v2: * reorder cir pin (alphabetical) * fix typo in documentation changes since v1: * fix typos, reword Documentation * initialize 'b_clk_freq' to 'SUNXI_IR_BASE_CLK' & remove if statement * change dev_info() to dev_dbg() * change naming to cir* in dts/dtsi * Added acked Ackedi-by to related patch * use whole memory block instead of registers needed + fix for h3/h5 changes since rfc: * The property is now optinal. If the property is not available in the dtb the driver uses the default base clock frequency. * the driver prints out the the selected base clock frequency. * changed devicetree property from base-clk-frequency to clock-frequency Regards, Philipp Philipp Rossak (6): media: rc: update sunxi-ir driver to get base clock frequency from devicetree media: dt: bindings: Update binding documentation for sunxi IR controller arm: dts: sun8i: a83t: Add the cir pin for the A83T arm: dts: sun8i: a83t: Add support for the cir interface arm: dts: sun8i: a83t: bananapi-m3: Enable IR controller arm: dts: sun8i: h3-h5: ir register size should be the whole memory block Documentation/devicetree/bindings/media/sunxi-ir.txt | 3 +++ arch/arm/boot/dts/sun8i-a83t-bananapi-m3.dts | 5 +++++ arch/arm/boot/dts/sun8i-a83t.dtsi | 18 ++++++++++++++++++ arch/arm/boot/dts/sunxi-h3-h5.dtsi | 2 +- drivers/media/rc/sunxi-cir.c | 19 +++++++++++-------- 5 files changed, 38 insertions(+), 9 deletions(-)