From patchwork Tue Dec 19 08:07:41 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Philipp Rossak X-Patchwork-Id: 850652 Return-Path: X-Original-To: incoming-dt@patchwork.ozlabs.org Delivered-To: patchwork-incoming-dt@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=vger.kernel.org (client-ip=209.132.180.67; helo=vger.kernel.org; envelope-from=devicetree-owner@vger.kernel.org; receiver=) Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="a/yCT54b"; dkim-atps=neutral Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 3z19WG2K47z9sQm for ; Tue, 19 Dec 2017 19:07:54 +1100 (AEDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1759348AbdLSIHw (ORCPT ); Tue, 19 Dec 2017 03:07:52 -0500 Received: from mail-wr0-f193.google.com ([209.85.128.193]:33166 "EHLO mail-wr0-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1758420AbdLSIHv (ORCPT ); Tue, 19 Dec 2017 03:07:51 -0500 Received: by mail-wr0-f193.google.com with SMTP id v21so7007016wrc.0; Tue, 19 Dec 2017 00:07:50 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id; bh=WlaGzc7x6Ddnsi0ikRH/IGMY8TrjAE+1H8M63Q6+im4=; b=a/yCT54byJD3TZFyUX2AHRBLSBemmYE4IHYizahxVOJTO8DM1JbGVu568/z7g9Jg+C 8REXtSSDU6VgtX2JeNEVZLbX2gxUkH0D3yAufzvjr3qGamWYzoUIlhzlmBAnh3B+cedd I+3TecSe6vK3PCDqeA8ZMjWdSfWx6l0DCdzSbAI31XZ+hNomq8SdzeCaBHEaygz+jjeC iyKM3x9SZfoK3CSF1xwWFj+1h7FGWUbevZNu6nH9TjE/RPSrOjrwmTvOCT7G4cWQVZMC XNsmMJT58/zsRI1dUi4OD3CjVhDeKztF8ZDhip4Ic+mhhXX+Qo/rBppvn4NmIV9oTcIH K0XA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=WlaGzc7x6Ddnsi0ikRH/IGMY8TrjAE+1H8M63Q6+im4=; b=Azb5Uel8W/ZoDj3BBCMd6sYs4XjHB1LR/OePN/EQGLpEGmRoV2/fSUPqmCEqG1/k9S ZRTcdyD+A8pRDpBLwzHC33HDk7dikSnZrnZa8x305MXyTmkcVg/unrz9uToECXEx6/Ja Yvlqij6gToULtg6zWpY/VqRGL2m+yD70/K/hWr3lFTcYgDXIn3+B2Nkf5KyU9DW6rJxt MbofNmsSnhzdiMWnJJVy7+8OMU3PSTT7XlQIe2MjKiNcE7lbg7TeJ8LQ3o77G3if8Nm0 I6kiCugIqLO14h6/uO+hgMt5Rc8tiBcCDoDU6HYuBW/o2o3UWiY/u+TN1BXdYwYKMUP6 ss8Q== X-Gm-Message-State: AKGB3mIfbkwlBQWVWmlzFGNpsv9cBPCuMUgBsCekvCS46hfDQ4m9uIhi WkOQq4rfDZIl9zSGvjLdMJY= X-Google-Smtp-Source: ACJfBotrr/OLK1uz3Ch8yfo5Al/21U7VAt0YjthHOWFmUzIkM3vl7gMaUQI4TGi2VRvX/XkmiET2HQ== X-Received: by 10.223.131.70 with SMTP id 64mr3651373wrd.114.1513670869838; Tue, 19 Dec 2017 00:07:49 -0800 (PST) Received: from debian-laptop.fritz.box (p5B3DDB65.dip0.t-ipconnect.de. [91.61.219.101]) by smtp.gmail.com with ESMTPSA id c34sm15820113wra.53.2017.12.19.00.07.48 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 19 Dec 2017 00:07:48 -0800 (PST) From: Philipp Rossak To: mchehab@kernel.org, robh+dt@kernel.org, mark.rutland@arm.com, maxime.ripard@free-electrons.com, wens@csie.org, linux@armlinux.org.uk, sean@mess.org, p.zabel@pengutronix.de, andi.shyti@samsung.com Cc: linux-media@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-sunxi@googlegroups.com Subject: [PATCH v3 0/6] arm: sunxi: IR support for A83T Date: Tue, 19 Dec 2017 09:07:41 +0100 Message-Id: <20171219080747.4507-1-embed3d@gmail.com> X-Mailer: git-send-email 2.11.0 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org This patch series adds support for the sunxi A83T ir module and enhances the sunxi-ir driver. Right now the base clock frequency for the ir driver is a hard coded define and is set to 8 MHz. This works for the most common ir receivers. On the Sinovoip Bananapi M3 the ir receiver needs, a 3 MHz base clock frequency to work without problems with this driver. This patch series adds support for an optinal property that makes it able to override the default base clock frequency and enables the ir interface on the a83t and the Bananapi M3. changes since v2: * reorder cir pin (alphabetical) * fix typo in documentation changes since v1: * fix typos, reword Documentation * initialize 'b_clk_freq' to 'SUNXI_IR_BASE_CLK' & remove if statement * change dev_info() to dev_dbg() * change naming to cir* in dts/dtsi * Added acked Ackedi-by to related patch * use whole memory block instead of registers needed + fix for h3/h5 changes since rfc: * The property is now optinal. If the property is not available in the dtb the driver uses the default base clock frequency. * the driver prints out the the selected base clock frequency. * changed devicetree property from base-clk-frequency to clock-frequency Regards, Philipp Philipp Rossak (6): media: rc: update sunxi-ir driver to get base clock frequency from devicetree media: dt: bindings: Update binding documentation for sunxi IR controller arm: dts: sun8i: a83t: Add the cir pin for the A83T arm: dts: sun8i: a83t: Add support for the cir interface arm: dts: sun8i: a83t: bananapi-m3: Enable IR controller arm: dts: sun8i: h3-h8: ir register size should be the whole memory block Documentation/devicetree/bindings/media/sunxi-ir.txt | 3 +++ arch/arm/boot/dts/sun8i-a83t-bananapi-m3.dts | 7 +++++++ arch/arm/boot/dts/sun8i-a83t.dtsi | 15 +++++++++++++++ arch/arm/boot/dts/sunxi-h3-h5.dtsi | 2 +- drivers/media/rc/sunxi-cir.c | 19 +++++++++++-------- 5 files changed, 37 insertions(+), 9 deletions(-) Reviewed-by: Andi Shyti Acked-by: Sean Young