From patchwork Mon Dec 18 14:11:40 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Philipp Rossak X-Patchwork-Id: 850064 Return-Path: X-Original-To: incoming-dt@patchwork.ozlabs.org Delivered-To: patchwork-incoming-dt@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=vger.kernel.org (client-ip=209.132.180.67; helo=vger.kernel.org; envelope-from=devicetree-owner@vger.kernel.org; receiver=) Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="I1yzY6x+"; dkim-atps=neutral Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 3z0jdk5lSfz9s81 for ; Tue, 19 Dec 2017 01:11:54 +1100 (AEDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1758106AbdLROLv (ORCPT ); Mon, 18 Dec 2017 09:11:51 -0500 Received: from mail-wm0-f66.google.com ([74.125.82.66]:45970 "EHLO mail-wm0-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752998AbdLROLu (ORCPT ); Mon, 18 Dec 2017 09:11:50 -0500 Received: by mail-wm0-f66.google.com with SMTP id 9so29384278wme.4; Mon, 18 Dec 2017 06:11:49 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id; bh=vHRL0B+49dh7AnmUK+XG+E90nzDXHwobZv3JSY+Hj1g=; b=I1yzY6x+521FsVRFlj+zRvdlBTMoOrHt5VeuTB8NNyY0mr8R4moaZWJ2topScZI1o7 /qn+lEf3m9z2yfOvPLKF+rBtMItTjnfpnezxekojnVYOtNQosoDJVs+H2auZwabYoCuD 914sdl3SgpRH7qxBj798F4pHMP2yclzm4yRgYcjZcmuz7CGumX1PeI3bkp1XKw1BTrfC c0nQEl9zBOeWE1p39uX7z6+XvKlJn1T7t8B19qJNQ6iPC4RV9PJcfBYahrH3rrx5KW8G 3qx7z1yQaYDaSoN7aXo4BQvSZ0/J5rOCTYQL+hMZwZ/hlm2z5wLVUMXzjFOiobETmoQO 0PgQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=vHRL0B+49dh7AnmUK+XG+E90nzDXHwobZv3JSY+Hj1g=; b=Ps1RCgyg+D63dZ28plouiBo1hK3pVZVFv3XnlD2aVolL/QADYUYccKOCE83hDoCj55 G0X5Ckp9yUahLOPjwF0OhH6e1EXQ79dNykKH5GXUrTobZShPyLkdWaZPHBp+kloOiSKD s6bcnnY+diKLpljy6lB+/TxC16dnNtaYu72nSkBGS/jEP2Ni9HNZCU4OROOXXzvwVeyK 23dccpUh03cXtyvBjshLlOg9QlonSCIZKQKa9tsp5fNM/eU5y4jT9mMnOcmsYrERJ574 c7Ep2PKNpnUZ+l3Bs2yPo8z6dDiiXpvfYPYG3szlWAN/4gUJnq2FnPCYRNkkbyeYWsf+ iJUw== X-Gm-Message-State: AKGB3mK2FGzMbwIQnk8LCq7H9+edp+A9u706gDXltuAXrZBJEqKiRUak N5exqh05R5g57jB8iDlBpJk= X-Google-Smtp-Source: ACJfBosSRssacsLaS6P1HbbYxzvsyFf64r9WGnjw2Fjb2SPDEY7wyb1y4jLErnKJuSB1xbgZCUOmqA== X-Received: by 10.28.71.5 with SMTP id u5mr12383wma.84.1513606309250; Mon, 18 Dec 2017 06:11:49 -0800 (PST) Received: from debian-laptop.fritz.box (p5B3DDB65.dip0.t-ipconnect.de. [91.61.219.101]) by smtp.gmail.com with ESMTPSA id x127sm5790384wmb.10.2017.12.18.06.11.47 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 18 Dec 2017 06:11:48 -0800 (PST) From: Philipp Rossak To: mchehab@kernel.org, robh+dt@kernel.org, mark.rutland@arm.com, maxime.ripard@free-electrons.com, wens@csie.org, linux@armlinux.org.uk, sean@mess.org, p.zabel@pengutronix.de, andi.shyti@samsung.com Cc: linux-media@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-sunxi@googlegroups.com Subject: [PATCH v2 0/6] arm: sunxi: IR support for A83T Date: Mon, 18 Dec 2017 15:11:40 +0100 Message-Id: <20171218141146.23746-1-embed3d@gmail.com> X-Mailer: git-send-email 2.11.0 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org This patch series adds support for the sunxi A83T ir module and enhances the sunxi-ir driver. Right now the base clock frequency for the ir driver is a hard coded define and is set to 8 MHz. This works for the most common ir receivers. On the Sinovoip Bananapi M3 the ir receiver needs, a 3 MHz base clock frequency to work without problems with this driver. This patch series adds support for an optinal property that makes it able to override the default base clock frequency and enables the ir interface on the a83t and the Bananapi M3. changes since v1: * fix typos, reword Documentation * initialize 'b_clk_freq' to 'SUNXI_IR_BASE_CLK' & remove if statement * change dev_info() to dev_dbg() * change naming to cir* in dts/dtsi * Added acked Ackedi-by to related patch * use whole memory block instead of registers needed + fix for h3/h5 changes since rfc: * The property is now optinal. If the property is not available in the dtb the driver uses the default base clock frequency. * the driver prints out the the selected base clock frequency. * changed devicetree property from base-clk-frequency to clock-frequency Regards, Philipp Philipp Rossak (6): media: rc: update sunxi-ir driver to get base clock frequency from devicetree media: dt: bindings: Update binding documentation for sunxi IR controller arm: dts: sun8i: a83t: Add the cir pin for the A83T arm: dts: sun8i: a83t: Add support for the cir interface arm: dts: sun8i: a83t: bananapi-m3: Enable IR controller arm: dts: sun8i: h3-h8: ir register size should be the whole memory block Documentation/devicetree/bindings/media/sunxi-ir.txt | 3 +++ arch/arm/boot/dts/sun8i-a83t-bananapi-m3.dts | 7 +++++++ arch/arm/boot/dts/sun8i-a83t.dtsi | 15 +++++++++++++++ arch/arm/boot/dts/sunxi-h3-h5.dtsi | 2 +- drivers/media/rc/sunxi-cir.c | 19 +++++++++++-------- 5 files changed, 37 insertions(+), 9 deletions(-)