| Message ID | 1551288445-22335-1-git-send-email-thor.thayer@linux.intel.com |
|---|---|
| Headers | show
Return-Path: <devicetree-owner@vger.kernel.org> X-Original-To: incoming-dt@patchwork.ozlabs.org Delivered-To: patchwork-incoming-dt@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=vger.kernel.org (client-ip=209.132.180.67; helo=vger.kernel.org; envelope-from=devicetree-owner@vger.kernel.org; receiver=<UNKNOWN>) Authentication-Results: ozlabs.org; dmarc=none (p=none dis=none) header.from=linux.intel.com Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 448jHs16lJz9s70 for <incoming-dt@patchwork.ozlabs.org>; Thu, 28 Feb 2019 04:25:29 +1100 (AEDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729434AbfB0RZ2 (ORCPT <rfc822;incoming-dt@patchwork.ozlabs.org>); Wed, 27 Feb 2019 12:25:28 -0500 Received: from mga14.intel.com ([192.55.52.115]:44139 "EHLO mga14.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725854AbfB0RZ1 (ORCPT <rfc822;devicetree@vger.kernel.org>); Wed, 27 Feb 2019 12:25:27 -0500 X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga005.jf.intel.com ([10.7.209.41]) by fmsmga103.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 27 Feb 2019 09:25:28 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.58,420,1544515200"; d="scan'208";a="303030788" Received: from tthayer-hp-z620.an.intel.com ([10.122.105.146]) by orsmga005.jf.intel.com with ESMTP; 27 Feb 2019 09:25:26 -0800 From: thor.thayer@linux.intel.com To: bp@alien8.de, dinguyen@kernel.org, robh+dt@kernel.org, mark.rutland@arm.com, mchehab@kernel.org Cc: thor.thayer@linux.intel.com, devicetree@vger.kernel.org, linux-edac@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCHv2 0/5] Update Stratix10 EDAC Bindings Date: Wed, 27 Feb 2019 11:27:20 -0600 Message-Id: <1551288445-22335-1-git-send-email-thor.thayer@linux.intel.com> X-Mailer: git-send-email 2.7.4 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: <devicetree.vger.kernel.org> X-Mailing-List: devicetree@vger.kernel.org |
| Series |
Update Stratix10 EDAC Bindings
|
expand
|
From: Thor Thayer <thor.thayer@linux.intel.com> Instead of using the Arria10 (ARM32) EDAC bindings for Stratix10 (ARM64), create Stratix10 specific EDAC bindings to capture architecture differences between ARM32 and ARM64. This requires fixing the previous Stratix10 bindings. Also add the peripheral bindings for the Stratix10. Thor Thayer (5): Documentation: dt: edac: Fix Stratix10 IRQ bindings Documentation: dt: edac: Add Stratix10 Peripheral bindings EDAC, altera: Skip DB IRQ for Stratix10 arm64: dts: stratix10: Use new Stratix10 EDAC bindings EDAC, altera: Remove Stratix10 Machine compatible check .../devicetree/bindings/edac/socfpga-eccmgr.txt | 129 +++++++++++++++++++-- arch/arm64/boot/dts/altera/socfpga_stratix10.dtsi | 25 ++-- drivers/edac/altera_edac.c | 49 ++++---- 3 files changed, 158 insertions(+), 45 deletions(-)