mbox series

[net-next,v4,00/20] Xilinx axienet driver updates (v4)

Message ID 1559767353-17301-1-git-send-email-hancock@sedsystems.ca
Headers show
Series Xilinx axienet driver updates (v4) | expand

Message

Robert Hancock June 5, 2019, 8:42 p.m. UTC
This is a series of enhancements and bug fixes in order to get the mainline
version of this driver into a more generally usable state, including on
x86 or ARM platforms. It also converts the driver to use the phylink API
in order to provide support for SFP modules.

Changes since v3:
-Added patch to document mdio child node
-Removed goto in backward-compatibility clock rate determination code in
 "net: axienet: Use clock framework to get device clock rate"
-Added previous Reviewed-by: tags where patches have not been modified
 since review

Robert Hancock (20):
  net: axienet: Fix casting of pointers to u32
  net: axienet: Use standard IO accessors
  net: axienet: fix MDIO bus naming
  net: axienet: add X86 and ARM as supported platforms
  net: axienet: Use clock framework to get device clock rate
  net: axienet: fix teardown order of MDIO bus
  net: axienet: Re-initialize MDIO registers properly after reset
  net: axienet: Cleanup DMA device reset and halt process
  net: axienet: Make RX/TX ring sizes configurable
  net: axienet: Add DMA registers to ethtool register dump
  net: axienet: Support shared interrupts
  net: axienet: Add optional support for Ethernet core interrupt
  net: axienet: Fix race condition causing TX hang
  net: axienet: Make missing MAC address non-fatal
  net: axienet: stop interface during shutdown
  net: axienet: document device tree mdio child node
  net: axienet: Fix MDIO bus parent node detection
  net: axienet: document axistream-connected attribute
  net: axienet: make use of axistream-connected attribute optional
  net: axienet: convert to phylink API

 .../devicetree/bindings/net/xilinx_axienet.txt     |  29 +-
 drivers/net/ethernet/xilinx/Kconfig                |   6 +-
 drivers/net/ethernet/xilinx/xilinx_axienet.h       |  35 +-
 drivers/net/ethernet/xilinx/xilinx_axienet_main.c  | 677 ++++++++++++++-------
 drivers/net/ethernet/xilinx/xilinx_axienet_mdio.c  | 111 ++--
 5 files changed, 593 insertions(+), 265 deletions(-)

Comments

David Miller June 6, 2019, 9:03 p.m. UTC | #1
From: Robert Hancock <hancock@sedsystems.ca>
Date: Wed,  5 Jun 2019 14:42:13 -0600

> This is a series of enhancements and bug fixes in order to get the mainline
> version of this driver into a more generally usable state, including on
> x86 or ARM platforms. It also converts the driver to use the phylink API
> in order to provide support for SFP modules.
> 
> Changes since v3:
> -Added patch to document mdio child node
> -Removed goto in backward-compatibility clock rate determination code in
>  "net: axienet: Use clock framework to get device clock rate"
> -Added previous Reviewed-by: tags where patches have not been modified
>  since review

I'm going to ask for one more respin to fix up some local variable
ordering.  Otherwise looks good.

See individual patch replies.

Thanks.